# Through-silicon via Canonical: https://semiaifoundry.com/learn/atlas/through-silicon-via/ Revision: 2026-10-07 Rights: https://semiaifoundry.com/ai-atlas/licenses.html Advanced packaging · Atlas v1.3.0 # Through-silicon via Provides a vertical electrical connection through silicon between stacked layers. [Explore in Atlas](https://semiaifoundry.com/ai-atlas/#through-silicon-via)Micrometer-scale via features; exact product dimensions undisclosed Learning objectiveRelate via radius and length to resistance. ## The mechanism A TSV is a conductive route that passes through the thickness of silicon. In a memory stack, many such routes provide data, control, and power connections between levels and the base. This avoids forcing all communication around the outside edge of each die. The via needs electrical isolation from the surrounding silicon, and its processing must coexist with the circuits and mechanical stresses of thin dies. A TSV is an interconnect through silicon, not a memory bit or a column of stored data. Its conductor is insulated from surrounding silicon, while keep-out and layout constraints separate the connection from nearby circuitry. Connections between surfaces still require bonding structures, so TSVs and microbumps are related but distinct parts. 1. A via structure is formed through silicon, with insulation separating its conductor from the surrounding material. 2. Assembly aligns the via’s surface connections with the adjacent layer or base interface. 3. Many vias carry signals and supplies vertically, joining stacked circuits into a connected memory structure. ## Science and assumptions ### Via geometry affects electrical resistance $$ R_{\mathrm{via}}\approx\frac{\rho\ell}{\pi r^2} $$ Via resistance is approximately resistivity times length divided by its circular conducting area. Symbols and units R\_via DC via resistance Ω ρ Effective conductor resistivity Ω·m ℓ Conductor length through silicon m r Conducting via radius m ρ is conductor resistivity, ℓ is via length, and r is conductor radius. A shorter or wider conductor lowers its DC resistance. This benefit competes with the silicon area and stress region consumed by the via. Many parallel vertical connections therefore require both electrical design and mechanical/process integration, rather than merely drilling the maximum number of holes. Assumptions A uniform cylindrical conductor in the ohmic, low-frequency regime. Contact resistance, barrier layers, temperature, skin effects, and size-dependent resistivity are omitted. The equation supplies no proprietary TSV dimensions. ## Engineering example Doubling via radius quarters the ideal cylindrical resistance at fixed length and resistivity, while keep-out and thermal stress remain. ## Distinctions and tradeoffs A TSV is a vertical connection, not a column of stored memory bits. The DRAM cells storing those bits are separate circuits beside the interconnect. Denser vertical connections shorten routes and support more stacked integration, but add process and stress constraints. Thin dies and precise alignment become central assembly challenges. HBM depends on moving many bits vertically through a compact memory tower. TSVs help turn separate memory dies into a stack with enough connectivity for accelerators. ## Specifications and interfaces Direction Through the die thickness Vertical interconnect rather than surface metal routing. Functions Signals, power, and ground Assignments depend on the memory-stack design. Stack example 8 or 12 DRAM layers HBM3E vendor examples; exact via diameter and pitch are not asserted. ### Interfaces Upper-layer connection Input Electrical signal or supply Lower-layer connection Output Vertical continuation through silicon Surface joint Output Connection through a bump or bonding interface ## Check your understanding ### What does a TSV connect? 1. Only the server to a distant data center. 2. Only photons inside a laser. 3. Electrical structures across the thickness of a silicon die. Answer and reasoning Electrical structures across the thickness of a silicon die. Through-silicon vias provide vertical electrical routes, which are especially useful when several memory dies are stacked. ## Evidence and scope TSV geometry and process sequence are route-specific. Use the manufacturing investigation to trace compatible inputs, assembly and operating constraints; no current standalone calculator models this lesson’s full mechanism. ## Sources - [SK hynix: Inside 12-layer HBM3 packaging](https://news.skhynix.com/en/meet-the-sk-hynix-team-behind-the-worlds-first-12-layer-hbm3/) - [Micron HBM3E product brief](https://assets.micron.com/adobe/assets/urn%3Aaaid%3Aaem%3Ab710d8f2-7f66-44c1-a234-456e2b986347/renditions/original/as/hbm3e-product-brief.pdf) - [MIT: Communication System Design, interconnect and wire scaling](https://ocw.mit.edu/courses/6-973-communication-system-design-spring-2006/44d1cff68d0f994cca25442de3e1ac78_lecture_5.pdf) [Published lesson data](https://semiaifoundry.com/ai-atlas/lesson-data/through-silicon-via-50f0dda1d05a010d.json) · [Atlas releases and licensing](https://semiaifoundry.com/ai-atlas/licenses.html) ## Continue exploring ### Foundations - [On-chip metal and via hierarchy](https://semiaifoundry.com/learn/atlas/interconnect/) - [Wafer and fabrication hierarchy](https://semiaifoundry.com/learn/atlas/silicon-wafer/) ### Related lessons - [High-bandwidth memory stack](https://semiaifoundry.com/learn/atlas/hbm-stack/) - [DRAM die and memory banks](https://semiaifoundry.com/learn/atlas/dram-die/) - [Microbumps and bonding joints](https://semiaifoundry.com/learn/atlas/microbump/)