{
  "schemaVersion": 1,
  "id": "atlas-lesson-standard-cell",
  "title": "Standard-cell library and physical design",
  "category": "learning",
  "format": "Atlas lesson",
  "description": "Packages characterized transistor circuits into reusable building blocks for chip layout.",
  "canonicalUrl": "https://semiaifoundry.com/learn/atlas/standard-cell/",
  "publishedDate": null,
  "revisionDate": "2026-10-07",
  "author": null,
  "topic": "Physical design",
  "series": null,
  "license": null,
  "rightsUrl": "https://semiaifoundry.com/ai-atlas/licenses.html",
  "version": "1.3.0",
  "status": "Published educational lesson",
  "evidenceScope": "The ratio excludes macro placement, whitespace policy and timing closure.",
  "contentCoverage": "published-lesson",
  "artifactUrl": "https://semiaifoundry.com/ai-atlas/lesson-data/standard-cell-025c93e6807b5cf0.json",
  "interactiveUrl": "https://semiaifoundry.com/ai-atlas/#standard-cell",
  "related": [],
  "supersedes": [],
  "supersededBy": [],
  "contentHash": "674d4cc95ac5122564021426b5196e19dbcf2e6818e0f2e262ecf5bf63b2c3e2",
  "contentLength": 5087,
  "jsonUrl": "https://semiaifoundry.com/agents/publications/atlas-lesson-standard-cell.json",
  "markdownUrl": "https://semiaifoundry.com/agents/publications/atlas-lesson-standard-cell.md",
  "sections": [
    {
      "id": "section-1",
      "title": "Standard-cell library and physical design",
      "start": 32,
      "end": 366
    },
    {
      "id": "section-2",
      "title": "The mechanism",
      "start": 366,
      "end": 1405
    },
    {
      "id": "section-3",
      "title": "Science and assumptions",
      "start": 1405,
      "end": 1433
    },
    {
      "id": "section-4",
      "title": "Placement utilization",
      "start": 1433,
      "end": 2097
    },
    {
      "id": "section-5",
      "title": "Engineering example",
      "start": 2097,
      "end": 2261
    },
    {
      "id": "section-6",
      "title": "Distinctions and tradeoffs",
      "start": 2261,
      "end": 2703
    },
    {
      "id": "section-7",
      "title": "Specifications and interfaces",
      "start": 2703,
      "end": 3015
    },
    {
      "id": "section-8",
      "title": "Interfaces",
      "start": 3015,
      "end": 3203
    },
    {
      "id": "section-9",
      "title": "Check your understanding",
      "start": 3203,
      "end": 3232
    },
    {
      "id": "section-10",
      "title": "Which information belongs to a useful standard-cell library?",
      "start": 3232,
      "end": 3642
    },
    {
      "id": "section-11",
      "title": "Evidence and scope",
      "start": 3642,
      "end": 3909
    },
    {
      "id": "section-12",
      "title": "Sources",
      "start": 3909,
      "end": 4353
    },
    {
      "id": "section-13",
      "title": "Continue exploring",
      "start": 4353,
      "end": 4376
    },
    {
      "id": "section-14",
      "title": "Foundations",
      "start": 4376,
      "end": 4558
    },
    {
      "id": "section-15",
      "title": "Related lessons",
      "start": 4558,
      "end": 5087
    }
  ],
  "citations": [
    {
      "title": "Explore in Atlas",
      "url": "https://semiaifoundry.com/ai-atlas/#standard-cell"
    },
    {
      "title": "University of Texas — Standard Cell Library",
      "url": "https://www.cerc.utexas.edu/~jaa/projects/library/"
    },
    {
      "title": "University of Southampton — Digital CMOS Standard-Cell Design",
      "url": "https://www.southampton.ac.uk/~bim/notes/icd/lecture/pdf4/icd07.pdf"
    },
    {
      "title": "Published lesson data",
      "url": "https://semiaifoundry.com/ai-atlas/lesson-data/standard-cell-025c93e6807b5cf0.json"
    },
    {
      "title": "Atlas releases and licensing",
      "url": "https://semiaifoundry.com/ai-atlas/licenses.html"
    },
    {
      "title": "Two-input CMOS NAND gate",
      "url": "https://semiaifoundry.com/learn/atlas/nand/"
    },
    {
      "title": "Clock tree and gated timing domains",
      "url": "https://semiaifoundry.com/learn/atlas/clock/"
    },
    {
      "title": "Complementary CMOS inverter",
      "url": "https://semiaifoundry.com/learn/atlas/inverter/"
    },
    {
      "title": "Edge-triggered D flip-flop",
      "url": "https://semiaifoundry.com/learn/atlas/flipflop/"
    },
    {
      "title": "Six-transistor static memory cell",
      "url": "https://semiaifoundry.com/learn/atlas/sram/"
    },
    {
      "title": "On-chip metal and via hierarchy",
      "url": "https://semiaifoundry.com/learn/atlas/interconnect/"
    },
    {
      "title": "Fin field-effect transistor",
      "url": "https://semiaifoundry.com/learn/atlas/finfet/"
    },
    {
      "title": "Gate-all-around nanosheet transistor",
      "url": "https://semiaifoundry.com/learn/atlas/gaa/"
    }
  ],
  "recordHash": "ef8feb5d6be7ac01e9b343ae3dcb37f17fc22fddbf778fbb43f3779c9bf60880",
  "contentFormat": "text/markdown",
  "content": "Physical design · Atlas v1.3.0\n\n# Standard-cell library and physical design\n\nPackages characterized transistor circuits into reusable building blocks for chip layout.\n\n[Explore in Atlas](https://semiaifoundry.com/ai-atlas/#standard-cell)Microscopic cells placed across a millimeter-scale die\n\nLearning objectiveRelate library choice to area utilization and wiring.\n\n## The mechanism\n\nA standard-cell library gives designers reusable implementations of logic and sequential functions. A cell is more than its Boolean symbol: it also has physical geometry, pin locations, timing behavior, and electrical loading. Design tools select cells to implement a circuit, place them within allowed regions, and route their connections under process rules. Multiple drive strengths and variants let the implementation trade area, speed, and power. The atlas shows rows of distinct cells underneath the routing layers, making the transition from a circuit graph to a physical layout visible. Large memories and specialized datapaths may use dedicated macros or custom design, so the entire chip is not necessarily a uniform sea of identical standard cells.\n\n1.  Map required logic into characterized cell functions and variants.\n2.  Place those cells where the geometry, power, and timing constraints permit.\n3.  Route and verify their connections to produce a physical circuit consistent with the intended function.\n\n## Science and assumptions\n\n### Placement utilization\n\n$$\nU=\\frac{\\sum_i A_{\\mathrm{cell},i}}{A_{\\mathrm{placeable}}}\n$$\n\nPlacement utilization is total placed-cell area divided by legally placeable area.\n\nSymbols and units\n\nU\n\nPlacement utilization\n\nfraction\n\nA\\_cell,i\n\nArea of placed standard cell i\n\nμm²\n\nA\\_placeable\n\nArea available for legal placement\n\nμm²\n\ni\n\nPlaced-cell index\n\ninteger index\n\nHigher utilization packs more cell area into the available region. Remaining space is useful for routing access, buffers, clock distribution, and legal placement constraints.\n\nAssumptions Area bookkeeping metric; no single utilization target is optimal across process nodes or block types.\n\n## Engineering example\n\nA design with high cell-area utilization can still lose frequency to congestion, buffering and long routes; U is one floorplanning metric.\n\n## Distinctions and tradeoffs\n\nA logic symbol alone is not enough to manufacture a cell; physical, electrical, timing, and process-rule information are also needed.\n\nReuse speeds implementation and characterization. Custom blocks can improve selected functions at greater design cost.\n\nStandard cells turn large AI chip designs into buildable circuits. Physical design makes their abstract connectivity fit real area and timing constraints.\n\n## Specifications and interfaces\n\nLibrary views\n\nFunction, timing, physical geometry\n\nDifferent abstractions describe the same cell.\n\nImplementation flow\n\nSynthesis → placement → routing\n\nVerification checks the resulting design.\n\nCell examples\n\nInverter, NAND, D flip-flop\n\nTypical reusable library functions.\n\n### Interfaces\n\nLogic specification and process rules Input\n\nRequired function and legal implementation constraints\n\nPlaced and routed circuit Output\n\nManufacturable physical realization\n\n## Check your understanding\n\n### Which information belongs to a useful standard-cell library?\n\n1.  Only the name of the software model\n2.  Only a color for each cell\n3.  Function, timing, loading, geometry, and connection information\n\nAnswer and reasoning\n\nFunction, timing, loading, geometry, and connection information\n\nImplementation tools need both logical behavior and physical/electrical constraints to assemble a functioning chip.\n\n## Evidence and scope\n\nThe ratio excludes macro placement, whitespace policy and timing closure.\n\nUse the switching investigation to connect physical charge, circuit load and arithmetic; the numerical library has no standalone model of this lesson’s full mechanism.\n\n## Sources\n\n-   [University of Texas — Standard Cell Library](https://www.cerc.utexas.edu/~jaa/projects/library/)\n-   [University of Southampton — Digital CMOS Standard-Cell Design](https://www.southampton.ac.uk/~bim/notes/icd/lecture/pdf4/icd07.pdf)\n\n[Published lesson data](https://semiaifoundry.com/ai-atlas/lesson-data/standard-cell-025c93e6807b5cf0.json) · [Atlas releases and licensing](https://semiaifoundry.com/ai-atlas/licenses.html)\n\n## Continue exploring\n\n### Foundations\n\n-   [Two-input CMOS NAND gate](https://semiaifoundry.com/learn/atlas/nand/)\n-   [Clock tree and gated timing domains](https://semiaifoundry.com/learn/atlas/clock/)\n\n### Related lessons\n\n-   [Complementary CMOS inverter](https://semiaifoundry.com/learn/atlas/inverter/)\n-   [Edge-triggered D flip-flop](https://semiaifoundry.com/learn/atlas/flipflop/)\n-   [Six-transistor static memory cell](https://semiaifoundry.com/learn/atlas/sram/)\n-   [On-chip metal and via hierarchy](https://semiaifoundry.com/learn/atlas/interconnect/)\n-   [Fin field-effect transistor](https://semiaifoundry.com/learn/atlas/finfet/)\n-   [Gate-all-around nanosheet transistor](https://semiaifoundry.com/learn/atlas/gaa/)"
}