{
  "schemaVersion": 1,
  "id": "atlas-lesson-inverter",
  "title": "Complementary CMOS inverter",
  "category": "learning",
  "format": "Atlas lesson",
  "description": "Turns one binary voltage state into its complement.",
  "canonicalUrl": "https://semiaifoundry.com/learn/atlas/inverter/",
  "publishedDate": null,
  "revisionDate": "2026-10-07",
  "author": null,
  "topic": "Digital circuits",
  "series": null,
  "license": null,
  "rightsUrl": "https://semiaifoundry.com/ai-atlas/licenses.html",
  "version": "1.3.0",
  "status": "Published educational lesson",
  "evidenceScope": "The switching model and complementary topology follow the linked CMOS lecture. Values are synthetic; valid logic levels, transfer gain and noise margins require a device and load model.",
  "contentCoverage": "published-lesson",
  "artifactUrl": "https://semiaifoundry.com/ai-atlas/lesson-data/inverter-ceec9a037236becd.json",
  "interactiveUrl": "https://semiaifoundry.com/ai-atlas/#inverter",
  "related": [],
  "supersedes": [],
  "supersededBy": [],
  "contentHash": "9dd2ce4bd49129740d7cb8241c7249ac98747ebf115dce76486ab1b527f30635",
  "contentLength": 4886,
  "jsonUrl": "https://semiaifoundry.com/agents/publications/atlas-lesson-inverter.json",
  "markdownUrl": "https://semiaifoundry.com/agents/publications/atlas-lesson-inverter.md",
  "sections": [
    {
      "id": "section-1",
      "title": "Complementary CMOS inverter",
      "start": 33,
      "end": 348
    },
    {
      "id": "section-2",
      "title": "The mechanism",
      "start": 348,
      "end": 1328
    },
    {
      "id": "section-3",
      "title": "Science and assumptions",
      "start": 1328,
      "end": 1356
    },
    {
      "id": "section-4",
      "title": "Switching power",
      "start": 1356,
      "end": 2094
    },
    {
      "id": "section-5",
      "title": "Engineering example",
      "start": 2094,
      "end": 2316
    },
    {
      "id": "section-6",
      "title": "Distinctions and tradeoffs",
      "start": 2316,
      "end": 2671
    },
    {
      "id": "section-7",
      "title": "Specifications and interfaces",
      "start": 2671,
      "end": 2936
    },
    {
      "id": "section-8",
      "title": "Interfaces",
      "start": 2936,
      "end": 3031
    },
    {
      "id": "section-9",
      "title": "Check your understanding",
      "start": 3031,
      "end": 3060
    },
    {
      "id": "section-10",
      "title": "What does an inverter do to a valid logic input?",
      "start": 3060,
      "end": 3403
    },
    {
      "id": "section-11",
      "title": "Historical context",
      "start": 3403,
      "end": 3426
    },
    {
      "id": "section-12",
      "title": "1963 · Wanlass files complementary field-effect circuitry",
      "start": 3426,
      "end": 3698
    },
    {
      "id": "section-13",
      "title": "Evidence and scope",
      "start": 3698,
      "end": 4077
    },
    {
      "id": "section-14",
      "title": "Sources",
      "start": 4077,
      "end": 4459
    },
    {
      "id": "section-15",
      "title": "Continue exploring",
      "start": 4459,
      "end": 4482
    },
    {
      "id": "section-16",
      "title": "Foundations",
      "start": 4482,
      "end": 4603
    },
    {
      "id": "section-17",
      "title": "Related lessons",
      "start": 4603,
      "end": 4886
    }
  ],
  "citations": [
    {
      "title": "Explore in Atlas",
      "url": "https://semiaifoundry.com/ai-atlas/#inverter"
    },
    {
      "title": "Wanlass — US3356858A",
      "url": "https://patents.google.com/patent/US3356858A/en"
    },
    {
      "title": "MIT 6.012 — CMOS Inverter Transfer Characteristics",
      "url": "https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2005/b5c8c475943132703a6dd50c479f9714_lec13.pdf"
    },
    {
      "title": "Published lesson data",
      "url": "https://semiaifoundry.com/ai-atlas/lesson-data/inverter-ceec9a037236becd.json"
    },
    {
      "title": "Atlas releases and licensing",
      "url": "https://semiaifoundry.com/ai-atlas/licenses.html"
    },
    {
      "title": "Metal–oxide–semiconductor field-effect transistor",
      "url": "https://semiaifoundry.com/learn/atlas/mosfet/"
    },
    {
      "title": "Two-input CMOS NAND gate",
      "url": "https://semiaifoundry.com/learn/atlas/nand/"
    },
    {
      "title": "Six-transistor static memory cell",
      "url": "https://semiaifoundry.com/learn/atlas/sram/"
    },
    {
      "title": "Standard-cell library and physical design",
      "url": "https://semiaifoundry.com/learn/atlas/standard-cell/"
    }
  ],
  "recordHash": "01c5d6f39b3e4929ff4ddcb8e60baf54b3a21673fe3daafdd9ecd5cb52c5e118",
  "contentFormat": "text/markdown",
  "content": "Digital circuits · Atlas v1.3.0\n\n# Complementary CMOS inverter\n\nTurns one binary voltage state into its complement.\n\n[Explore in Atlas](https://semiaifoundry.com/ai-atlas/#inverter)Microscopic cell containing two complementary devices\n\nLearning objectivePredict the output state and estimate the dynamic switching power of a loaded CMOS inverter.\n\n## The mechanism\n\nA CMOS inverter joins a p-channel pull-up device to an n-channel pull-down device. Both gates receive the input; their shared output connects toward the supply for one input state and toward ground for the other. This complementary relationship restores useful signal levels and lets gates drive later gates. During a transition, the output load must charge or discharge, and the device currents change continuously. Static CMOS therefore has low ideal steady-state conduction but not zero real power consumption. The atlas exposes the two devices and the output capacitance instead of showing only a triangular symbol. This is the first place where the physical transistor becomes an explicit logical operation.\n\n1.  Apply the same input voltage to a complementary pMOS/nMOS pair.\n2.  Connect the output toward the supply or ground through the appropriate conducting device.\n3.  Charge or discharge the output load so it enters the opposite valid logic range.\n\n## Science and assumptions\n\n### Switching power\n\n$$\nP_{\\mathrm{dynamic}}\\approx\\alpha C_{\\mathrm{load}}V_{DD}^2 f\n$$\n\nDynamic power is approximately charging activity times load capacitance times supply voltage squared times clock frequency.\n\nSymbols and units\n\nP\\_dynamic\n\nDynamic switching power\n\nW\n\nα\n\nEffective charging events per clock period\n\nevents/cycle\n\nC\\_load\n\nSwitched load capacitance\n\nF\n\nV\\_DD\n\nSupply voltage\n\nV\n\nf\n\nClock frequency\n\ncycles/s\n\nA switching node repeatedly charges and discharges its load. Voltage has a squared influence in this model, linking device-level supply choices to chip-level power.\n\nAssumptions α counts effective charging activity per clock period; model excludes leakage and short-circuit power and assumes a lumped load.\n\n## Engineering example\n\nSynthetic node: with charging activity α = 0.25 per cycle, C = 10 fF, V = 1 V and f = 1 GHz, αCV²f = 2.5 μW. Raising V to 1.2 V gives 3.6 μW, a 44% increase before leakage and short-circuit power.\n\n## Distinctions and tradeoffs\n\nLow ideal steady-state CMOS power does not mean zero power: switching, leakage, and transition currents remain.\n\nUpsizing can drive larger loads faster. It also increases input capacitance and area.\n\nInverters restore and transform signals throughout a processor. They appear inside memory and more complex logic networks.\n\n## Specifications and interfaces\n\nLogic equation\n\nY = NOT A\n\nOne binary input, one binary output.\n\nBasic implementation\n\n2 transistors\n\nOne pMOS and one nMOS in the canonical inverter.\n\nPhysical output\n\nVoltage range\n\nLogic values rely on valid electrical levels.\n\n### Interfaces\n\nA Input\n\nBinary-encoded input voltage\n\nY Output\n\nComplementary output voltage\n\n## Check your understanding\n\n### What does an inverter do to a valid logic input?\n\n1.  Counts how many electrons are in the wafer\n2.  Returns the same value permanently\n3.  Produces its logical complement\n\nAnswer and reasoning\n\nProduces its logical complement\n\nThe complementary transistor pair maps a low input toward a high output and a high input toward a low output.\n\n## Historical context\n\n### 1963 · Wanlass files complementary field-effect circuitry\n\nComplementary n- and p-channel switching provided a path to low standby-power logic. The patent was filed in 1963 and granted in 1967.\n\n[Wanlass — US3356858A](https://patents.google.com/patent/US3356858A/en)\n\n## Evidence and scope\n\nThe switching model and complementary topology follow the linked CMOS lecture. Values are synthetic; valid logic levels, transfer gain and noise margins require a device and load model.\n\nUse the switching investigation to connect physical charge, circuit load and arithmetic; the numerical library has no standalone model of this lesson’s full mechanism.\n\n## Sources\n\n-   [MIT 6.012 — CMOS Inverter Transfer Characteristics](https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2005/b5c8c475943132703a6dd50c479f9714_lec13.pdf)\n\n[Published lesson data](https://semiaifoundry.com/ai-atlas/lesson-data/inverter-ceec9a037236becd.json) · [Atlas releases and licensing](https://semiaifoundry.com/ai-atlas/licenses.html)\n\n## Continue exploring\n\n### Foundations\n\n-   [Metal–oxide–semiconductor field-effect transistor](https://semiaifoundry.com/learn/atlas/mosfet/)\n\n### Related lessons\n\n-   [Two-input CMOS NAND gate](https://semiaifoundry.com/learn/atlas/nand/)\n-   [Six-transistor static memory cell](https://semiaifoundry.com/learn/atlas/sram/)\n-   [Standard-cell library and physical design](https://semiaifoundry.com/learn/atlas/standard-cell/)"
}