{
  "schemaVersion": 1,
  "id": "atlas-lesson-interface-signal-eye",
  "title": "Signal integrity, timing and the eye diagram",
  "category": "learning",
  "format": "Atlas lesson",
  "description": "Tests whether a receiver can distinguish transmitted symbols under actual channel conditions.",
  "canonicalUrl": "https://semiaifoundry.com/learn/atlas/interface-signal-eye/",
  "publishedDate": null,
  "revisionDate": "2026-10-07",
  "author": null,
  "topic": "Chip-to-hall integration",
  "series": null,
  "license": null,
  "rightsUrl": "https://semiaifoundry.com/ai-atlas/licenses.html",
  "version": "1.3.0",
  "status": "Published educational lesson",
  "evidenceScope": "IBM’s numerical geometry results are not transferred to this example. Eye limits and test confidence must be specified for the actual interface.",
  "contentCoverage": "published-lesson",
  "artifactUrl": "https://semiaifoundry.com/ai-atlas/lesson-data/interface-signal-eye-d9fbfd204e435f5d.json",
  "interactiveUrl": "https://semiaifoundry.com/ai-atlas/#interface-signal-eye",
  "related": [],
  "supersedes": [],
  "supersededBy": [],
  "contentHash": "0a27b3ccefa016a83ccc86b513958790bc40f1face8cd6751f3b4cc4cd8fabd2",
  "contentLength": 4822,
  "jsonUrl": "https://semiaifoundry.com/agents/publications/atlas-lesson-interface-signal-eye.json",
  "markdownUrl": "https://semiaifoundry.com/agents/publications/atlas-lesson-interface-signal-eye.md",
  "sections": [
    {
      "id": "section-1",
      "title": "Signal integrity, timing and the eye diagram",
      "start": 41,
      "end": 410
    },
    {
      "id": "section-2",
      "title": "The mechanism",
      "start": 410,
      "end": 1520
    },
    {
      "id": "section-3",
      "title": "Science and assumptions",
      "start": 1520,
      "end": 1548
    },
    {
      "id": "section-4",
      "title": "Unit interval",
      "start": 1548,
      "end": 2055
    },
    {
      "id": "section-5",
      "title": "Engineering example",
      "start": 2055,
      "end": 2257
    },
    {
      "id": "section-6",
      "title": "Distinctions and tradeoffs",
      "start": 2257,
      "end": 2681
    },
    {
      "id": "section-7",
      "title": "Specifications and interfaces",
      "start": 2681,
      "end": 2923
    },
    {
      "id": "section-8",
      "title": "Interfaces",
      "start": 2923,
      "end": 3103
    },
    {
      "id": "section-9",
      "title": "Check your understanding",
      "start": 3103,
      "end": 3132
    },
    {
      "id": "section-10",
      "title": "Why can a link pass alone but fail beside busy neighbors?",
      "start": 3132,
      "end": 3525
    },
    {
      "id": "section-11",
      "title": "Evidence and scope",
      "start": 3525,
      "end": 3865
    },
    {
      "id": "section-12",
      "title": "Sources",
      "start": 3865,
      "end": 4359
    },
    {
      "id": "section-13",
      "title": "Continue exploring",
      "start": 4359,
      "end": 4382
    },
    {
      "id": "section-14",
      "title": "Foundations",
      "start": 4382,
      "end": 4579
    },
    {
      "id": "section-15",
      "title": "Related lessons",
      "start": 4579,
      "end": 4822
    }
  ],
  "citations": [
    {
      "title": "Explore in Atlas",
      "url": "https://semiaifoundry.com/ai-atlas/#interface-signal-eye"
    },
    {
      "title": "Signal and Power Integrity Design and Analysis for BoW Interface for Chiplet Integration on Advanced Packaging",
      "url": "https://research.ibm.com/publications/signal-and-power-integrity-design-and-analysis-for-bunch-of-wires-bow-interface-for-chiplet-integration-on-advanced-packaging"
    },
    {
      "title": "Published lesson data",
      "url": "https://semiaifoundry.com/ai-atlas/lesson-data/interface-signal-eye-d9fbfd204e435f5d.json"
    },
    {
      "title": "Atlas releases and licensing",
      "url": "https://semiaifoundry.com/ai-atlas/licenses.html"
    },
    {
      "title": "On-chip metal and via hierarchy",
      "url": "https://semiaifoundry.com/learn/atlas/interconnect/"
    },
    {
      "title": "Clock tree and gated timing domains",
      "url": "https://semiaifoundry.com/learn/atlas/clock/"
    },
    {
      "title": "Die-to-die links and UCIe compatibility",
      "url": "https://semiaifoundry.com/learn/atlas/die-link-compatibility/"
    },
    {
      "title": "Power integrity and transient voltage margin",
      "url": "https://semiaifoundry.com/learn/atlas/power-integrity-budget/"
    }
  ],
  "recordHash": "cbcc349f793110a465b4b66bfc17b8c021126f5b58c7983017769afb671eb86d",
  "contentFormat": "text/markdown",
  "content": "Chip-to-hall integration · Atlas v1.3.0\n\n# Signal integrity, timing and the eye diagram\n\nTests whether a receiver can distinguish transmitted symbols under actual channel conditions.\n\n[Explore in Atlas](https://semiaifoundry.com/ai-atlas/#interface-signal-eye)Micrometers of package wiring to board-scale links; schematic\n\nLearning objectiveRelate digital error behavior to analog channel and timing margins.\n\n## The mechanism\n\nA digital link uses analog voltages or currents to encode symbols. Wires, connectors and package transitions attenuate and distort those signals; neighboring activity and supply noise add interference. A receiver needs enough voltage separation and timing margin to decide correctly. An eye diagram overlays many symbol intervals to reveal the available opening, while bit-error measurements test actual outcomes under stated conditions. Equalization can compensate for some channel loss but adds complexity and power. The IBM BoW interface study is a concrete example of signal and power analysis tied to a particular package implementation.\n\n1.  Define the channel, symbol rate, receiver requirements and environmental conditions.\n2.  Model or measure loss and reflections through each physical transition.\n3.  Include aggressor activity, timing jitter and supply noise in the margin analysis.\n4.  Inspect the received eye and measure errors with a documented test pattern and duration.\n5.  Adjust routing, termination or equalization and repeat integrated testing over operating corners.\n\n## Science and assumptions\n\n### Unit interval\n\n$$\n\\mathrm{UI}=\\frac{1}{R_{\\mathrm{symbol}}}\n$$\n\nUnit interval is the reciprocal of symbol rate.\n\nA symbol can encode more than one bit; use symbol rate rather than payload bit rate here.\n\nSymbols and units\n\nUI\n\nSymbol unit interval\n\ns/symbol\n\nR\\_symbol\n\nSymbol rate\n\nsymbols/s\n\nRsymbol is symbols/s and UI is seconds/symbol. Multi-level signaling may encode multiple bits per symbol.\n\nAssumptions Symbol rate and bit rate must not be conflated; coding and overhead affect payload rate.\n\n## Engineering example\n\nSynthetic 10 Gsymbol/s link has a 100 ps unit interval. A 20 ps total timing uncertainty consumes one fifth of that interval before considering the receiver’s own requirements.\n\n## Distinctions and tradeoffs\n\nAn ideal square-wave drawing is not a measured signal; zero errors in a short test does not prove a zero error probability.\n\nHigher signaling rate or denser routing can raise bandwidth while reducing margin; equalization and extra spacing cost power or area.\n\nCorrect arithmetic is useless if package or network links corrupt data, retry excessively or fail under high simultaneous activity.\n\n## Specifications and interfaces\n\nEye opening\n\nVoltage and time margin\n\nVolts and seconds at a stated measurement point.\n\nError rate\n\nErrors / tested bits\n\nTest duration and statistical confidence matter, especially with no observed errors.\n\n### Interfaces\n\nTransmitter and channel Input\n\nSymbols distorted by channel loss, reflections and crosstalk\n\nReceiver decision Output\n\nRecovered symbols and observed error events\n\n## Check your understanding\n\n### Why can a link pass alone but fail beside busy neighbors?\n\n1.  Bits change their mathematical definition\n2.  Channel behavior never depends on activity\n3.  Crosstalk or shared supply noise can reduce margin\n\nAnswer and reasoning\n\nCrosstalk or shared supply noise can reduce margin\n\nNeighboring transitions can disturb voltage or timing even though the intended logical data is unchanged.\n\n## Evidence and scope\n\nIBM’s numerical geometry results are not transferred to this example. Eye limits and test confidence must be specified for the actual interface.\n\nUse the manufacturing investigation to trace compatible inputs, assembly and operating constraints; no current standalone calculator models this lesson’s full mechanism.\n\n## Sources\n\n-   [Signal and Power Integrity Design and Analysis for BoW Interface for Chiplet Integration on Advanced Packaging](https://research.ibm.com/publications/signal-and-power-integrity-design-and-analysis-for-bunch-of-wires-bow-interface-for-chiplet-integration-on-advanced-packaging)\n\n[Published lesson data](https://semiaifoundry.com/ai-atlas/lesson-data/interface-signal-eye-d9fbfd204e435f5d.json) · [Atlas releases and licensing](https://semiaifoundry.com/ai-atlas/licenses.html)\n\n## Continue exploring\n\n### Foundations\n\n-   [On-chip metal and via hierarchy](https://semiaifoundry.com/learn/atlas/interconnect/)\n-   [Clock tree and gated timing domains](https://semiaifoundry.com/learn/atlas/clock/)\n\n### Related lessons\n\n-   [Die-to-die links and UCIe compatibility](https://semiaifoundry.com/learn/atlas/die-link-compatibility/)\n-   [Power integrity and transient voltage margin](https://semiaifoundry.com/learn/atlas/power-integrity-budget/)"
}