{
  "schemaVersion": 1,
  "id": "atlas-lesson-gaa",
  "title": "Gate-all-around nanosheet transistor",
  "category": "learning",
  "format": "Atlas lesson",
  "description": "Surrounds thin semiconductor sheets with a gate for stronger channel control.",
  "canonicalUrl": "https://semiaifoundry.com/learn/atlas/gaa/",
  "publishedDate": null,
  "revisionDate": "2026-10-07",
  "author": null,
  "topic": "Device architectures",
  "series": null,
  "license": null,
  "rightsUrl": "https://semiaifoundry.com/ai-atlas/licenses.html",
  "version": "1.3.0",
  "status": "Published educational lesson",
  "evidenceScope": "Nanosheet dimensions and route are representative; product-specific geometry is not inferred.",
  "contentCoverage": "published-lesson",
  "artifactUrl": "https://semiaifoundry.com/ai-atlas/lesson-data/gaa-000ab4f62410b2a0.json",
  "interactiveUrl": "https://semiaifoundry.com/ai-atlas/#gaa",
  "related": [],
  "supersedes": [],
  "supersededBy": [],
  "contentHash": "588b93b3f6ddc8928d88c14f363b5abc05050aa6d84d0770677dfd80b5b2a3ee",
  "contentLength": 4907,
  "jsonUrl": "https://semiaifoundry.com/agents/publications/atlas-lesson-gaa.json",
  "markdownUrl": "https://semiaifoundry.com/agents/publications/atlas-lesson-gaa.md",
  "sections": [
    {
      "id": "section-1",
      "title": "Gate-all-around nanosheet transistor",
      "start": 37,
      "end": 368
    },
    {
      "id": "section-2",
      "title": "The mechanism",
      "start": 368,
      "end": 1404
    },
    {
      "id": "section-3",
      "title": "Science and assumptions",
      "start": 1404,
      "end": 1432
    },
    {
      "id": "section-4",
      "title": "Nanosheet gated perimeter",
      "start": 1432,
      "end": 2200
    },
    {
      "id": "section-5",
      "title": "Engineering example",
      "start": 2200,
      "end": 2362
    },
    {
      "id": "section-6",
      "title": "Distinctions and tradeoffs",
      "start": 2362,
      "end": 2739
    },
    {
      "id": "section-7",
      "title": "Specifications and interfaces",
      "start": 2739,
      "end": 3039
    },
    {
      "id": "section-8",
      "title": "Interfaces",
      "start": 3039,
      "end": 3171
    },
    {
      "id": "section-9",
      "title": "Check your understanding",
      "start": 3171,
      "end": 3200
    },
    {
      "id": "section-10",
      "title": "What is shared by the sheets in the illustrated nanosheet device?",
      "start": 3200,
      "end": 3622
    },
    {
      "id": "section-11",
      "title": "Evidence and scope",
      "start": 3622,
      "end": 3909
    },
    {
      "id": "section-12",
      "title": "Sources",
      "start": 3909,
      "end": 4404
    },
    {
      "id": "section-13",
      "title": "Continue exploring",
      "start": 4404,
      "end": 4427
    },
    {
      "id": "section-14",
      "title": "Foundations",
      "start": 4427,
      "end": 4616
    },
    {
      "id": "section-15",
      "title": "Related lessons",
      "start": 4616,
      "end": 4907
    }
  ],
  "citations": [
    {
      "title": "Explore in Atlas",
      "url": "https://semiaifoundry.com/ai-atlas/#gaa"
    },
    {
      "title": "Intel Foundry — Advanced Process Technologies for Data Center",
      "url": "https://www.intel.com/content/www/us/en/foundry/library/advanced-process-technologies-for-data-center.html"
    },
    {
      "title": "Intel — Process Technology Naming",
      "url": "https://www.intel.com/content/www/us/en/support/articles/000097598/processors.html"
    },
    {
      "title": "Published lesson data",
      "url": "https://semiaifoundry.com/ai-atlas/lesson-data/gaa-000ab4f62410b2a0.json"
    },
    {
      "title": "Atlas releases and licensing",
      "url": "https://semiaifoundry.com/ai-atlas/licenses.html"
    },
    {
      "title": "Fin field-effect transistor",
      "url": "https://semiaifoundry.com/learn/atlas/finfet/"
    },
    {
      "title": "Metal gate and high-k dielectric",
      "url": "https://semiaifoundry.com/learn/atlas/gate-stack/"
    },
    {
      "title": "Gate sidewall and inner spacers",
      "url": "https://semiaifoundry.com/learn/atlas/spacer/"
    },
    {
      "title": "Source and drain regions",
      "url": "https://semiaifoundry.com/learn/atlas/source-drain/"
    },
    {
      "title": "Standard-cell library and physical design",
      "url": "https://semiaifoundry.com/learn/atlas/standard-cell/"
    }
  ],
  "recordHash": "7c68b7f3980b58ae6df03c12574891365ea119f170f09f711748e17e4f72d7ed",
  "contentFormat": "text/markdown",
  "content": "Device architectures · Atlas v1.3.0\n\n# Gate-all-around nanosheet transistor\n\nSurrounds thin semiconductor sheets with a gate for stronger channel control.\n\n[Explore in Atlas](https://semiaifoundry.com/ai-atlas/#gaa)Nanometer-scale sheets; logical geometry, not vendor metrology\n\nLearning objectiveExplain why surrounding-gate geometry improves electrostatic control.\n\n## The mechanism\n\nGate-all-around devices place the gate around the channel perimeter. In a nanosheet implementation, several thin horizontal semiconductor sheets share source and drain regions while gate material wraps around each sheet. This differs from simply stacking complete independent transistors: the sheets form parallel conduction paths within one device. The atlas removes a section of the gate to expose the sheets and their connections. Width and stacking provide useful design freedom, but contacts, spacers, and material interfaces remain essential. RibbonFET is Intel's name for its gate-all-around implementation. The illustration is generic and does not claim to reproduce a proprietary production structure, exact sheet count, or vendor-specific dimensions.\n\n1.  Arrange thin semiconductor sheets between shared source and drain regions.\n2.  Surround the channel perimeter of each sheet with the controlling gate stack.\n3.  Combine their parallel conduction while accounting for spacers, contacts, and interfaces.\n\n## Science and assumptions\n\n### Nanosheet gated perimeter\n\n$$\nW_{\\mathrm{eff}}\\approx2N_{\\mathrm{sheet}}(W_{\\mathrm{sheet}}+T_{\\mathrm{sheet}})\n$$\n\nTotal gated perimeter is approximately twice the sheet count times the sum of sheet width and thickness.\n\nSymbols and units\n\nW\\_eff\n\nTotal geometric gated perimeter\n\nnm\n\nN\\_sheet\n\nNumber of gated sheets\n\ncount\n\nW\\_sheet\n\nRectangular sheet width\n\nnm\n\nT\\_sheet\n\nRectangular sheet thickness\n\nnm\n\nFor rectangular sheets, the gate surrounds each perimeter. Several sheets add parallel controlled surfaces without representing several independent logical transistors.\n\nAssumptions Illustrative perimeter accounting for fully gated rectangular sheets; rounded corners, quantum confinement, and unequal surface transport alter actual electrical behavior.\n\n## Engineering example\n\nFor N sheets, the simple width estimate grows with each sheet perimeter; sheet release and conformal gate coverage become process gates.\n\n## Distinctions and tradeoffs\n\nSeveral sheets in one GAA transistor are not automatically several independent transistors or processor layers.\n\nWrapping the channel improves control. Complex interfaces and integration can limit the achievable benefit.\n\nGAA offers another route to efficient dense logic. It is an enabling device technology, not evidence that AGI has arrived.\n\n## Specifications and interfaces\n\nGate coverage\n\nAround the channel perimeter\n\nShown as a cutaway to reveal the interior.\n\nIllustrated sheet count\n\n3 conceptual sheets\n\nA teaching choice, not a vendor specification.\n\nNode name\n\nTechnology-generation label\n\nNot the measured gate or sheet thickness.\n\n### Interfaces\n\nWrapped gate Input\n\nElectrostatic control around each sheet\n\nShared source/drain Output\n\nParallel channel currents\n\n## Check your understanding\n\n### What is shared by the sheets in the illustrated nanosheet device?\n\n1.  An independent software instruction per sheet\n2.  The source and drain regions of one transistor\n3.  A separate data-center network for each sheet\n\nAnswer and reasoning\n\nThe source and drain regions of one transistor\n\nThe sheets represent parallel channels in one device. The three-sheet drawing is a teaching choice, not a vendor specification.\n\n## Evidence and scope\n\nNanosheet dimensions and route are representative; product-specific geometry is not inferred.\n\nUse the switching investigation to connect physical charge, circuit load and arithmetic; the numerical library has no standalone model of this lesson’s full mechanism.\n\n## Sources\n\n-   [Intel Foundry — Advanced Process Technologies for Data Center](https://www.intel.com/content/www/us/en/foundry/library/advanced-process-technologies-for-data-center.html)\n-   [Intel — Process Technology Naming](https://www.intel.com/content/www/us/en/support/articles/000097598/processors.html)\n\n[Published lesson data](https://semiaifoundry.com/ai-atlas/lesson-data/gaa-000ab4f62410b2a0.json) · [Atlas releases and licensing](https://semiaifoundry.com/ai-atlas/licenses.html)\n\n## Continue exploring\n\n### Foundations\n\n-   [Fin field-effect transistor](https://semiaifoundry.com/learn/atlas/finfet/)\n-   [Metal gate and high-k dielectric](https://semiaifoundry.com/learn/atlas/gate-stack/)\n\n### Related lessons\n\n-   [Gate sidewall and inner spacers](https://semiaifoundry.com/learn/atlas/spacer/)\n-   [Source and drain regions](https://semiaifoundry.com/learn/atlas/source-drain/)\n-   [Standard-cell library and physical design](https://semiaifoundry.com/learn/atlas/standard-cell/)"
}