# Flip-chip assembly and organic substrates

Canonical: https://semiaifoundry.com/learn/atlas/flip-chip-abf-substrate/
Revision: 2026-10-07
Rights: https://semiaifoundry.com/ai-atlas/licenses.html

Packaging / Materials and assembly · Atlas v1.3.0

# Flip-chip assembly and organic substrates

Connects face-down dies to a multilayer package substrate with a board-facing interface.

[Explore in Atlas](https://semiaifoundry.com/ai-atlas/#flip-chip-abf-substrate)Die pads to package and board; routing pitch schematic

Learning objectiveDistinguish flip-chip joints, substrate routing and ABF material roles.

## The mechanism

Flip-chip assembly places a die’s connection face toward its receiving structure, using an array of joints rather than only peripheral wires. An organic package substrate routes signals and power between fine die connections and larger board connections. Copper layers carry current; build-up dielectric materials such as ABF provide insulation and help enable multilayer routing. ABF is one material within the substrate, not the entire finished substrate or a substitute for a silicon interposer. Joint formation, underfill and later package construction introduce mechanical and thermal requirements that must be considered alongside the electrical routing diagram.

1.  Fabricate and electrically inspect substrate routing, vias and connection sites.
2.  Prepare die and receiver pad maps so their physical and electrical interfaces match.
3.  Align and attach the die using the specified joint-formation route.
4.  Add underfill or other support as required by the chosen assembly flow.
5.  Complete external connections and test the packaged device under its defined conditions.

## Science and assumptions

### Routing resource estimate

$$
N_{\mathrm{tracks}}\approx\frac{W_{\mathrm{route}}}{p}
$$

A single-layer geometric track estimate divides available routing width by track pitch.

Symbols and units

N\_tracks

Idealized route-track count on one layer

tracks

W\_route

Available routing width

μm

p

Track pitch

μm

Available routing width $W_{\mathrm{route}}$ and track pitch p use matching length units; $N_{\mathrm{tracks}}$ is an approximate count.

Assumptions Single-layer geometric upper bound. Vias, return paths, keep-outs, escaping pads and design rules reduce usable routes.

## Engineering example

Synthetic routing corridor: 1 mm width at 20 μm track pitch suggests 50 geometric tracks on one layer before power/ground and escape constraints. It is not a real substrate design-rule capacity.

## Distinctions and tradeoffs

An ABF supply statement is not a finished-substrate capacity statement; additional processing and qualification intervene.

More routing layers can support greater I/O demand while increasing substrate fabrication complexity and opportunities for defects.

Accelerator packages must deliver high current and many signals through a manufacturable bridge between silicon and circuit board.

## Specifications and interfaces

Substrate anatomy

Copper, dielectrics, vias and external terminals

ABF denotes a build-up insulating material, not the complete stack.

Assembly orientation

Die connection face toward receiver

A geometry definition, independent of a particular solder or bonding method.

### Interfaces

Tested die and fabricated substrate Input

Compatible pad maps, materials and incoming quality

Package-to-board interface Output

Routed signals, power and mechanical attachment

## Check your understanding

### What role does the ABF material play inside a build-up substrate?

1.  It replaces every conductor with memory cells
2.  It insulates within a multilayer routing structure
3.  It is the active GPU die

Answer and reasoning

It insulates within a multilayer routing structure

The substrate combines insulating and conducting features; no one resin film is the complete routed component.

## Evidence and scope

Assembly order is representative. Product-specific pad pitch, substrate stack-up, underfill and qualification limits remain undisclosed.

Use the manufacturing investigation to trace compatible inputs, assembly and operating constraints; no current standalone calculator models this lesson’s full mechanism.

## Sources

-   [Amkor — Flip Chip Packaging](https://amkor.com/technology/flip-chip/)
-   [Ajinomoto — ABF materials business announcement](https://www.ajinomoto.co.jp/company/en/presscenter/press/detail/g2016_04_13.html)

[Published lesson data](https://semiaifoundry.com/ai-atlas/lesson-data/flip-chip-abf-substrate-47ebe618c90dacb3.json) · [Atlas releases and licensing](https://semiaifoundry.com/ai-atlas/licenses.html)

## Continue exploring

### Foundations

-   [Package substrate](https://semiaifoundry.com/learn/atlas/package-substrate/)
-   [DFT, probe, binning and known-good die](https://semiaifoundry.com/learn/atlas/known-good-die-test/)

### Related lessons

-   [Microbumps and bonding joints](https://semiaifoundry.com/learn/atlas/microbump/)
-   [Microbumps, reflow and thermocompression](https://semiaifoundry.com/learn/atlas/bump-thermocompression-assembly/)
-   [Underfill, warpage, thermal paths and qualification](https://semiaifoundry.com/learn/atlas/package-thermomechanical-reliability/)