{
  "schemaVersion": 1,
  "id": "atlas-lesson-fin-formation-integration",
  "title": "How a FinFET fin is formed and integrated",
  "category": "learning",
  "format": "Atlas lesson",
  "description": "Turns a three-dimensional silicon ridge into a controlled transistor channel.",
  "canonicalUrl": "https://semiaifoundry.com/learn/atlas/fin-formation-integration/",
  "publishedDate": null,
  "revisionDate": "2026-10-07",
  "author": null,
  "topic": "Fabrication / FEOL and MOL",
  "series": null,
  "license": null,
  "rightsUrl": "https://semiaifoundry.com/ai-atlas/licenses.html",
  "version": "1.3.0",
  "status": "Published educational lesson",
  "evidenceScope": "Sequence is representative. Fin counts, dimensions and material recipes are illustrative, with no claim about a particular production node.",
  "contentCoverage": "published-lesson",
  "artifactUrl": "https://semiaifoundry.com/ai-atlas/lesson-data/fin-formation-integration-9fa2751fa526e028.json",
  "interactiveUrl": "https://semiaifoundry.com/ai-atlas/#fin-formation-integration",
  "related": [],
  "supersedes": [],
  "supersededBy": [],
  "contentHash": "072773d70f3d88264c7c9383ddb8d8f4ffad898309063838da39f52a3a1eba59",
  "contentLength": 5266,
  "jsonUrl": "https://semiaifoundry.com/agents/publications/atlas-lesson-fin-formation-integration.json",
  "markdownUrl": "https://semiaifoundry.com/agents/publications/atlas-lesson-fin-formation-integration.md",
  "sections": [
    {
      "id": "section-1",
      "title": "How a FinFET fin is formed and integrated",
      "start": 43,
      "end": 412
    },
    {
      "id": "section-2",
      "title": "The mechanism",
      "start": 412,
      "end": 1558
    },
    {
      "id": "section-3",
      "title": "Science and assumptions",
      "start": 1558,
      "end": 1586
    },
    {
      "id": "section-4",
      "title": "Geometric effective-width estimate",
      "start": 1586,
      "end": 2191
    },
    {
      "id": "section-5",
      "title": "Engineering example",
      "start": 2191,
      "end": 2399
    },
    {
      "id": "section-6",
      "title": "Distinctions and tradeoffs",
      "start": 2399,
      "end": 2835
    },
    {
      "id": "section-7",
      "title": "Specifications and interfaces",
      "start": 2835,
      "end": 3121
    },
    {
      "id": "section-8",
      "title": "Interfaces",
      "start": 3121,
      "end": 3298
    },
    {
      "id": "section-9",
      "title": "Check your understanding",
      "start": 3298,
      "end": 3327
    },
    {
      "id": "section-10",
      "title": "Why does fin-height variation matter even if the top-view linewidth is correct?",
      "start": 3327,
      "end": 3762
    },
    {
      "id": "section-11",
      "title": "Evidence and scope",
      "start": 3762,
      "end": 4097
    },
    {
      "id": "section-12",
      "title": "Sources",
      "start": 4097,
      "end": 4780
    },
    {
      "id": "section-13",
      "title": "Continue exploring",
      "start": 4780,
      "end": 4803
    },
    {
      "id": "section-14",
      "title": "Foundations",
      "start": 4803,
      "end": 5018
    },
    {
      "id": "section-15",
      "title": "Related lessons",
      "start": 5018,
      "end": 5266
    }
  ],
  "citations": [
    {
      "title": "Explore in Atlas",
      "url": "https://semiaifoundry.com/ai-atlas/#fin-formation-integration"
    },
    {
      "title": "Applied Materials — New Ways to Shrink",
      "url": "https://ir.appliedmaterials.com/static-files/f2fbf48d-a761-4c4f-ab4c-73f312ab1ebc"
    },
    {
      "title": "MIT 6.152J — Micro/Nano Processing Technology lecture notes",
      "url": "https://ocw.mit.edu/courses/6-152j-micro-nano-processing-technology-fall-2005/pages/lecture-notes/"
    },
    {
      "title": "Intel — Reinvents Transistors Using New 3-D Structure",
      "url": "https://www.intc.com/news-events/press-releases/detail/655/intel-reinvents-transistors-using-new-3-d-structure"
    },
    {
      "title": "Published lesson data",
      "url": "https://semiaifoundry.com/ai-atlas/lesson-data/fin-formation-integration-9fa2751fa526e028.json"
    },
    {
      "title": "Atlas releases and licensing",
      "url": "https://semiaifoundry.com/ai-atlas/licenses.html"
    },
    {
      "title": "Fin field-effect transistor",
      "url": "https://semiaifoundry.com/learn/atlas/finfet/"
    },
    {
      "title": "Plasma and wet etch: selectivity and profile",
      "url": "https://semiaifoundry.com/learn/atlas/plasma-wet-etch-transfer/"
    },
    {
      "title": "Wells and shallow trench isolation",
      "url": "https://semiaifoundry.com/learn/atlas/wells-isolation-integration/"
    },
    {
      "title": "Source/drain, spacers, contacts and MOL",
      "url": "https://semiaifoundry.com/learn/atlas/source-drain-contact-integration/"
    }
  ],
  "recordHash": "600171def751f5e35f51b2d87945ebb2eb0801cb5ef9c61218104dba055abba2",
  "contentFormat": "text/markdown",
  "content": "Fabrication / FEOL and MOL · Atlas v1.3.0\n\n# How a FinFET fin is formed and integrated\n\nTurns a three-dimensional silicon ridge into a controlled transistor channel.\n\n[Explore in Atlas](https://semiaifoundry.com/ai-atlas/#fin-formation-integration)Nanometer device cross-sections; reference flow with alternatives\n\nLearning objectiveConnect fin formation and isolation recess to a FinFET’s controlled surfaces.\n\n## The mechanism\n\nA FinFET obtains stronger gate control by placing the gate around multiple sides of a narrow silicon fin. The device geometry must be manufactured before it can provide that advantage. Patterning defines the fin location; etching establishes height and sidewalls; isolation fill and recess expose the intended channel portion. Gate and source/drain modules then complete a transistor around the preserved fin. Width, height, roughness and stress all matter, and their influence differs from simply drawing a narrower planar channel. The lesson follows one fin through the sequence so that isolated process steps remain connected to the final electrical path.\n\n1.  Pattern the fin arrangement using the chosen lithography and pattern-transfer route.\n2.  Etch the semiconductor to establish fin height and sidewall profile.\n3.  Fill surrounding isolation and recess it to expose the desired channel surfaces.\n4.  Form the gate module around the accessible fin surfaces and integrate spacers and source/drain regions.\n5.  Measure fin geometry and completed-device behavior to connect structural variation with electrical results.\n\n## Science and assumptions\n\n### Geometric effective-width estimate\n\n$$\nW_{\\mathrm{eff}}\\approx N_f(2H_f+W_f)\n$$\n\nEffective gated width is approximately fin count times twice exposed height plus top width.\n\nSymbols and units\n\nW\\_eff\n\nGeometric effective gated width\n\nnm\n\nN\\_f\n\nFin count\n\ncount\n\nH\\_f\n\nExposed gated fin height\n\nnm\n\nW\\_f\n\nGated fin top width\n\nnm\n\nFin count $N_{f}$ is dimensionless; exposed fin height $H_{f}$ and top width $W_{f}$ use length units.\n\nAssumptions A tri-gate geometric approximation. Different surface mobilities, corner effects and electrostatics prevent exact current prediction from perimeter alone.\n\n## Engineering example\n\nSynthetic geometry: two fins with $H_{f} = 30$ nm and $W_{f} = 8$ nm give a perimeter estimate of 136 nm. This is effective gated width, not the cell footprint or a measured current.\n\n## Distinctions and tradeoffs\n\nA process node name does not specify the fin width, and fin width alone does not determine transistor drive.\n\nTaller or narrower fins can improve density or electrostatics while increasing etch, variability and mechanical integration demands.\n\nFinFET manufacturing enabled dense high-performance logic used across processors and accelerators; process variation changes usable frequency and leakage bins.\n\n## Specifications and interfaces\n\nChannel geometry\n\nFin height, width and exposed sidewalls\n\nDimensions refer to named material boundaries after defined steps.\n\nWidth control\n\nInteger fin count in many designs\n\nEffective drive width and physical layout width are different quantities.\n\n### Interfaces\n\nPatterned active region Input\n\nFin position and surrounding isolation plan\n\nFin channel Output\n\nThree-dimensional semiconductor body ready for gate integration\n\n## Check your understanding\n\n### Why does fin-height variation matter even if the top-view linewidth is correct?\n\n1.  It changes the gate-controlled channel perimeter and integration geometry\n2.  Only top-view dimensions affect a FinFET\n3.  It changes silicon into copper\n\nAnswer and reasoning\n\nIt changes the gate-controlled channel perimeter and integration geometry\n\nCurrent can flow along multiple gated surfaces, so a two-dimensional top view is incomplete.\n\n## Evidence and scope\n\nSequence is representative. Fin counts, dimensions and material recipes are illustrative, with no claim about a particular production node.\n\nUse the manufacturing investigation to trace compatible inputs, assembly and operating constraints; no current standalone calculator models this lesson’s full mechanism.\n\n## Sources\n\n-   [Applied Materials — New Ways to Shrink](https://ir.appliedmaterials.com/static-files/f2fbf48d-a761-4c4f-ab4c-73f312ab1ebc)\n-   [MIT 6.152J — Micro/Nano Processing Technology lecture notes](https://ocw.mit.edu/courses/6-152j-micro-nano-processing-technology-fall-2005/pages/lecture-notes/)\n-   [Intel — Reinvents Transistors Using New 3-D Structure](https://www.intc.com/news-events/press-releases/detail/655/intel-reinvents-transistors-using-new-3-d-structure)\n\n[Published lesson data](https://semiaifoundry.com/ai-atlas/lesson-data/fin-formation-integration-9fa2751fa526e028.json) · [Atlas releases and licensing](https://semiaifoundry.com/ai-atlas/licenses.html)\n\n## Continue exploring\n\n### Foundations\n\n-   [Fin field-effect transistor](https://semiaifoundry.com/learn/atlas/finfet/)\n-   [Plasma and wet etch: selectivity and profile](https://semiaifoundry.com/learn/atlas/plasma-wet-etch-transfer/)\n\n### Related lessons\n\n-   [Wells and shallow trench isolation](https://semiaifoundry.com/learn/atlas/wells-isolation-integration/)\n-   [Source/drain, spacers, contacts and MOL](https://semiaifoundry.com/learn/atlas/source-drain-contact-integration/)"
}