# Die-to-die links and UCIe compatibility

Canonical: https://semiaifoundry.com/learn/atlas/die-link-compatibility/
Revision: 2026-10-07
Rights: https://semiaifoundry.com/ai-atlas/licenses.html

Chip-to-hall integration · Atlas v1.3.0

# Die-to-die links and UCIe compatibility

Defines what adjacent chiplets must agree on to exchange useful data.

[Explore in Atlas](https://semiaifoundry.com/ai-atlas/#die-link-compatibility)Micrometers of package wiring to board-scale links; schematic

Learning objectiveSeparate die-link standardization from implementation compatibility and qualification.

## The mechanism

A package link connects separately manufactured logic regions through short wires and interfaces. A common standard can define electrical behavior, link training and supported protocols, but compatibility still depends on the selected package class, widths, rates and implementation options. UCIe’s public explanation describes negotiation of operating parameters during initialization. The physical link must also fit the package routing and power budget. A label saying UCIe therefore identifies a framework for interoperability rather than proving that any two purchased chiplets can be assembled together without additional design and qualification work.

1.  Choose compatible package and electrical options before committing bump locations.
2.  Match protocol support and the meaning of data, control and error responses.
3.  Train the link and negotiate the supported operating parameters.
4.  Verify routing losses, timing and supply noise over intended conditions.
5.  Qualify the integrated package rather than inferring compatibility from individual component labels.

## Science and assumptions

### Usable link rate

$$
B_{\mathrm{useful}}=\frac{N_{\mathrm{lane}}r\eta}{8}
$$

Usable directional link rate is lane count times effective per-lane bit rate times payload efficiency divided by eight.

Symbols and units

B\_useful

Usable link payload rate in the stated direction

bytes/s

N\_lane

Active lane count

lanes

r

Effective bit rate per lane

bits/(s·lane)

η

Fraction carrying the selected payload

fraction

8

Bits per byte

bits/byte

Nlane is lane count, r effective bits/s per lane and η payload efficiency; Buseful is bytes/s in the stated direction.

Assumptions No lane double-counting; bidirectional aggregate rates require a separate label.

## Engineering example

Synthetic interface: 16 lanes at 8 Gbit/s with 80% payload efficiency yield 12.8 GB/s one way. Summing the reverse direction would describe a different aggregate metric.

## Distinctions and tradeoffs

A shared interface name is necessary evidence of a common framework, not sufficient proof of a qualified product combination.

Standardized interfaces improve reuse but reserve area, power and routing that a highly specialized link may optimize differently.

Chiplet-based accelerators depend on reliable data exchange before their separate arithmetic and memory resources form a useful device.

## Specifications and interfaces

Compatibility levels

Physical, link and protocol

Agreement is required at every implemented layer.

Bandwidth density

Bytes/s per edge length

Specify the direction and usable interface edge in a comparison.

### Interfaces

Chiplet transmitter Input

Encoded data and link-control information

Chiplet receiver Output

Validated data delivered to the supported protocol

## Check your understanding

### What must match beyond a connector or standard name?

1.  Physical options and supported protocol behavior
2.  Only the marketing color
3.  Only the total transistor count

Answer and reasoning

Physical options and supported protocol behavior

Electrical and logical compatibility must coexist with package routing and operating margins.

## Evidence and scope

The example does not claim a UCIe configuration. Public initialization guidance supplies the mechanism; vendor interoperability test results remain configuration-specific.

Use the manufacturing investigation to trace compatible inputs, assembly and operating constraints; no current standalone calculator models this lesson’s full mechanism.

## Sources

-   [Introduction to UCIe webinar: Q&A recap](https://www.uciexpress.org/post/introduction-to-ucie-webinar-q-a-recap)

[Published lesson data](https://semiaifoundry.com/ai-atlas/lesson-data/die-link-compatibility-e2fb037f49d24af9.json) · [Atlas releases and licensing](https://semiaifoundry.com/ai-atlas/licenses.html)

## Continue exploring

### Foundations

-   [Interposer and redistribution layers](https://semiaifoundry.com/learn/atlas/interposer/)
-   [Package substrate](https://semiaifoundry.com/learn/atlas/package-substrate/)

### Related lessons

-   [Signal integrity, timing and the eye diagram](https://semiaifoundry.com/learn/atlas/interface-signal-eye/)